

S9	2	("5867399").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/08 13:58
S10	2	("6144954").PN.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/08 16:06
S11	373	licensing and auction	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/08 16:07
S12	19	licensing and auction and (product adj development)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/08 16:07
S13	12666	(multiplex\$5 or mux\$5) and verif\$5 and (chip or soc)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:02
S14	6411	((I/O or (input and output)) same (multiplex\$5 or mux\$5)) and verif\$5 and (chip or soc)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:02
S15	3639	((I/O or (input and output)) same (multiplex\$5 or mux\$5)) and verif\$5 and (chip or soc) and pin	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:02
S16	1215	((I/O or (input and output)) same (multiplex\$5 or mux\$5)) and (verif\$5 same (chip or soc))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:03

S17	765	((I/O or (input and output)) same (multiplex\$5 or mux\$5)) and (verif\$5 same (chip or soc)) and controller	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:03
S18	253	((I/O or (input and output)) same (multiplex\$5 or mux\$5)) and (verif\$5 same (chip or soc)) and controller and (operating adj system)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:31
S19	4	(soc and pin and verif\$5).ab.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:32
S20	725	(pin and verif\$5).ab.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:32
S21	7	(pin and verif\$5).ab. and soc	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:32
S22	125	(pin and verif\$5).ab. and (soc or chip)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:46
S23	72	synplicity	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:46
S24	0	synplicity and duolog	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:47

S25	74	synplicity or duolog	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:47
S26	22	(synplicity or duolog) and pin	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:47
S27	21	(synplicity or duolog) and I/O	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:47
S28	10	(synplicity or duolog) and I/O and verif\$5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:49
S29	22	(synplicity or duolog) and verif\$5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:49
S30	20	(synplicity or duolog) and valid\$5	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:49
S31	34	(synplicity or duolog) and (valid\$7 or verif\$7)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:51
S32	5	(synplicity or duolog) and testbench	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:57

S33	109639	(soc or chip) and (valid\$7 or verif\$7)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:57
S34	4957	(soc or chip) and (valid\$7 or verif\$7) and (pin same (map\$5 or mux\$5 or multiplex\$5))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:59
S35	1916	(soc or chip) and (valid\$7 or verif\$7) and (pin near5 (map\$5 or mux\$5 or multiplex\$5))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:59
S36	1660	(soc or chip) and (valid\$7 or verif\$7) and (pin near4 (map\$5 or mux\$5 or multiplex\$5))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:59
S37	1387	(soc or chip) and (valid\$7 or verif\$7) and (pin near3 (map\$5 or mux\$5 or multiplex\$5))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 12:59
S38	998	(soc or chip) and (valid\$7 or verif\$7) and (pin near2 (map\$5 or mux\$5 or multiplex\$5))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 13:00
S39	13	((soc or chip) and (valid\$7 or verif\$7)).ab. and (pin near2 (map\$5 or mux\$5 or multiplex\$5))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 13:05
S40	846	(703/14).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/09/12 13:07

S43	0	S40 and @py<"20020201".pd.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 13:10
S44	314	S40 and @py<"2002"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 13:10

**Dial g DataStar**[options](#)[logout](#)[feedback](#)[help](#)[databases](#)[easy  
search](#)**Advanced Search: INSPEC - 1969 to date (INZZ)**[limit](#)

Search history:

No.	Database	Search term	Info added since	Results	
3	INZZ	1 AND 2	unrestricted	20649	<a href="#">show titles</a>
6	INZZ	IO	unrestricted	8086	<a href="#">show titles</a>
7	INZZ	input AND output	unrestricted	91661	<a href="#">show titles</a>
9	INZZ	3 AND (6 OR 7)	unrestricted	411	<a href="#">show titles</a>
10	INZZ	mux\$5 OR multiplex\$5	unrestricted	59433	<a href="#">show titles</a>
11	INZZ	9 AND 10	unrestricted	7	<a href="#">show titles</a>
12	INZZ	verif\$7 OR valid\$7 OR test\$5	unrestricted	1045040	<a href="#">show titles</a>
13	INZZ	1 AND 12	unrestricted	68861	<a href="#">show titles</a>
14	INZZ	13 AND 9 AND 10	unrestricted	7	<a href="#">show titles</a>
15	INZZ	13 AND (6 OR 7) AND 10	unrestricted	47	<a href="#">show titles</a>

[show all](#) | [hide](#) | [delete all search steps...](#) | [delete individual search steps...](#)Enter your search term(s): [Search tips](#) ☐ Thesaurus mapping

whole document

Information added since:  or:  none   
(YYYYMMDD)[search](#)

Select special search terms from the following list(s):

- ☒ Publication year
- ☒ Classification codes A: Physics, 0-1
- ☒ Classification codes A: Physics, 2-3
- ☒ Classification codes A: Physics, 4-5
- ☒ Classification codes A: Physics, 6
- ☒ Classification codes A: Physics, 7
- ☒ Classification codes A: Physics, 8
- ☒ Classification codes A: Physics, 9

# Dialog DataStar


[options](#)
[logoff](#)
[feedback](#)
[help](#)
[databases](#)
[search  
page](#)

## Titles

To view one or many selected titles scroll down the list and click the corresponding boxes. Then click display at the bottom of the page. To view one particular document click the link above the title to display immediately.

[next titles](#)

Documents 1 to 20 of 47 from your search "**((soc OR chip) AND (verif\$7 OR valid\$7 OR test\$5)) AND ( (IO) OR (input AND output) ) AND (mux\$5 OR multiplex\$5)**" in all the available information:  
Number of titles selected from other pages: 0

☐ **Select All**
☐ 1 [display full document](#)

2005. (INZZ) Design, fabrication, and **testing** of single-side alignment of 16 \* 0.8 nm arrayed-waveguide grating.

☐ 2 [display full document](#)

2004. (INZZ) Real-time MIMO received signal generator for spatial **multiplexing** systems.

☐ 3 [display full document](#)

2004. (INZZ) FPGA implementation of a multihop WDM (wavelength division **multiplexing**) ring router algorithm.

☐ 4 [display full document](#)

2004. (INZZ) Type approval **testing** of amplifiers.

☐ 5 [display full document](#)

2005. (INZZ) Benes switching fabrics with O(N)-complexity internal backpressure.

☐ 6 [display full document](#)

2004. (INZZ) FPGA implementation of 4\*4 MIMO **test-bed** for spatial **multiplexing** systems.

☐ 7 [display full document](#)

2003. (INZZ) Design and simulation of a planar integrated demultiplexer for coarse WDM.

☐ 8 [display full document](#)

2003. (INZZ) Benes switching fabrics with O(N)-complexity internal backpressure.

☐ 9 [display full document](#)

2002. (INZZ) A low-power high dynamic range front-end ASIC for imaging calorimeters.

☐ 10 [display full document](#)

2002. (INZZ) **Test** and evaluation of HAL25: The ALICE SSD front-end **chip**.

☐ 11 [display full document](#)

2002. (INZZ) Transmit pre-emphasis for high-speed **time-division-multiplexed** serial-link transceiver.

☐ 12 [display full document](#)

2001. (INZZ) Optical multi-token-ring networking using smart pixels with field programmable gate arrays (FPGAs).

☐ 13 [display full document](#)

2001. (INZZ) Ultra-thin silicon (UTSi(R)) on insulator CMOS transceiver and time- division **multiplexed** switch chips for smart pixel integration.

☐ 14 [display full document](#)

2001. (INZZ) Theoretical analysis of a vertical channel dropping tunnelling process in a photonic crystal for wavelength division demultiplexing.

☐ 15 [display full document](#)

2001. (INZZ) Design and characteristics of 10 Gbps\*64 ch. wavelength **multiplexed** optical signal amplification unit with 1530-1560 nm and 1570-1600 nm gain band.

☐ 16 [display full document](#)

2000. (INZZ) **Testing** configurable LUT-based FPGAs.

☐ 17 [display full document](#)

1999. (INZZ) IR sensor readout devices with source **input** circuits.

☐ 18 [display full document](#)

1999. (INZZ) A novel approach to **testing** LUT-based FPGAs.

☐ 19 [display full document](#)

1998. (INZZ) **Testing** of readout device processing electronics for IR linear and focal plane arrays.

☐ 20 [display full document](#)

1999. (INZZ) Design of pair grating in a vertical coupler filter for sidelobe suppression.

Selection	Display Format	Output Format	ERA <sup>SM</sup> Electronic Redistribution & Archiving
<input checked="" type="radio"/> from this page <input type="radio"/> from all pages	<input checked="" type="radio"/> Full <input type="radio"/> Free <input type="radio"/> Short <input type="radio"/> Medium <input type="radio"/> Custom <a href="#">Help with Formats</a>	<input checked="" type="radio"/> HTML <input type="radio"/> Tagged (for tables) <input type="radio"/> PDF <input type="radio"/> RTF	Copies you will redistribute: <input type="text"/> Employees who will access archived record (s): <input type="text"/> <a href="#">Help with ERA</a>
Sort your entire search result by <input type="text" value="Publication year"/> <input type="button" value="Ascending"/>			

[next titles](#)

[Top - News & FAQs - Dialog](#)

© 2005 Dialog